SCLS009B - MARCH 1984 - REVISED MAY 1997

- Inputs Are TTL-Voltage Compatible
- Eight High-Current Latches in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W)
   Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J)
   300-mil DIPs


#### description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'HCT373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

An output-enable  $(\overline{OE})$  input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HCT373 ... J OR W PACKAGE SN74HCT373 ... DW OR N PACKAGE (TOP VIEW)



SN54HCT373 . . . FK PACKAGE (TOP VIEW)



OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54HCT373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HCT373 is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## FUNCTION TABLE (each latch)


	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	X	Z

### logic symbol†



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



SCLS009B - MARCH 1984 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	-0.5	V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)		$\pm 20 \ mA$
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)		$\pm 20 \ mA$
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		$\pm 35~\text{mA}$
Continuous current through V <sub>CC</sub> or GND		$\pm 70~\text{mA}$
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package		97°C/W
N package		67°C/W
Storage temperature range, T <sub>stq</sub>	5°C t	o 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			SN	SN54HCT373			SN74HCT373			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			2			V	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	0		0.8	0		0.8	V	
VI	Input voltage		0		VCC	0		VCC	V	
Vo	Output voltage		0		VCC	0		VCC	V	
t <sub>t</sub>	Input transition (rise and fall) time		0		500	0		500	ns	
TA	Operating free-air temperature		-55		125	-40		85	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54H	CT373	SN74H	CT373	UNIT
PARAMETER			vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
\/o	VI = VIH or VIL	$I_{OH} = -20  \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH	AI = AIH OI AIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		٧
Voi	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	٧
VOL	AI = AIH OL AIL	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	'
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	VO = VCC  or  0		5.5 V		±0.01	±0.5		±10		±5	μΑ
ICC	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V			8		160		80	μΑ
Δl <sub>CC</sub> ‡	One input at 0.5 V one of the of the order o		5.5 V		1.4	2.4		3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10		10	pF

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS009B - MARCH 1984 - REVISED MAY 1997

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T <sub>A</sub> = 2	25°C	SN54H	CT373	SN74H	CT373	UNIT
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
	Pulse duration, LE high	4.5 V	20		30		25		ns
l t <sub>w</sub>	ruise duration, LE nigh	5.5 V	17		27		23		115
	Setup time, data before LE↓	4.5 V	10		15		13		20
t <sub>su</sub>	Setup tilile, data belore LE↓	5.5 V	9		14		12		ns
4.	Hold time, data after LE↓	4.5 V	10		10		10		
t <sub>h</sub>		5.5 V	10		10		10		ns

## switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	TA	√ = 25°C	;	SN54H	CT373	SN74H	CT373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	D Q	Q	4.5 V		25	35		53		44	
<b>.</b> .	D	α	5.5 V		21	32		48		40	20
<sup>t</sup> pd	LE	Any Q	4.5 V		28	35		53		44	ns
			Ally Q	5.5 V		25	32		48		40
4	ŌĒ	Any O	4.5 V		26	35		53		44	20
<sup>t</sup> en	OE	Any Q	5.5 V		23	32		48		40	ns
+	ŌĒ	Any Q	4.5 V		23	35		53		44	no
<sup>t</sup> dis	OE	Ally Q	5.5 V		22	32		48		40	ns
4.		A O	4.5 V		10	12		18		15	no
t <sub>t</sub>		Any Q	5.5 V		9	11		16		14	ns

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	T,	λ = 25°C	;	SN54H	CT373	SN74H	CT373	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	D	Q	4.5 V		32	52		79		65		
<b>.</b> .	D	α	5.5 V		27	47		71		59	20	
<sup>t</sup> pd	LE	Any Q	4.5 V		38	52		79		65	ns	
	LE		Ally Q	5.5 V		36	47		71		59	
	<del></del>	Any O	4.5 V		33	52		79		65	no	
<sup>t</sup> en	t <sub>en</sub> OE	Any Q	5.5 V		28	47		71		59	ns	
<b>.</b>		A= O	4.5 V		18	42		63		53	20	
t <sub>t</sub>		Any Q			16	38		57		48	ns	

### operating characteristics, T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per latch	No load	50	pF




#### PARAMETER MEASUREMENT INFORMATION





PARAI	METER	RL	CL	S1	S2	
	tPZH	1 10	50 pF	Open	Closed	
ten t	1 kΩ or 150 pF			Closed	Open	
<b>.</b>	tPHZ	<b>1 k</b> Ω	50 pF	Open	Closed	
<sup>t</sup> dis	tPLZ	1 K22	30 pr	Closed	Open	
t <sub>pd</sub> or t <sub>t</sub>		_	50 pF or 150 pF	Open	Open	





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A.  $C_L$  includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 6$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated